Home | Login | Logout | Access Information | Alerts | Purchase History | Cart | Sitemap | Help

IEEE Xplore

Welcome United States Patent and Trademark Office   Celebrating 125 Years of Engineering the Future   IEEE

Search Results

BROWSE   SEARCH   IEEE XPLORE GUIDE   SUPPORT

Results for "(((**resizing rules for mos analog-design reuse**))<in>**metadata**)"
Your search matched **1** of **2027183** documents.
A maximum of **100** results are displayed. **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail   printer friendly

New [Beta]
Application Notes
powered by GLOBALSPEC

Search Options

View Session History

New Search

Key

🔓 Open access content

IEEE JNL   IEEE Journal or Magazine

IET JNL   IET Journal or Magazine

IEEE CNF   IEEE Conference Proceeding

IET CNF   IET Conference Proceeding

IEEE STD   IEEE Standard

Modify Search

| (((resizing rules for mos analog-design reuse))<in>metadata) | Search ›

☐ Check to search only within this results set

Display Format: ⦿ Citation   ◯ Citation & Abstract

IEEE/IET   Books   Educational Courses   Application Notes [Beta]

IEEE/IET journals, transactions, letters, magazines, conference proceedings, and standards.

view selected items | Select All Deselect All

☐ **1. Resizing rules for MOS analog-design reuse**
Galup-Montoro, C.; Schneider, M.C.; Coitinho, R.M.;
Design & Test of Computers, IEEE
Volume 19, Issue 2, March-April 2002 Page(s):50 - 58
Digital Object Identifier 10.1109/54.990442

AbstractPlus | Full Text: PDF(343 KB)   IEEE JNL
Rights and Permissions

Help   Contact Us   Privacy & Security   IEEE.org